- CPU
- 8-bit turbo 80C52 architecture - 4 cycles/ 1machine cycle - instruction level compatible with Intel 80C52
- 1kB FLASH (Including 128B User EEPROM)
- 128B Internal RAM
- Operating Voltage : +2.2V to +3.6V
- Operating Frequency : Max. 6MHz
- Max. Programmable 16 I/O Pins
- Push-Pull Control, Open drain, Push-Pull Output - TTL and CMOS compatible logic levels
- Low Voltage Detector (LVD) : +2.2V
- Internal RING OSC with Calibration Function
- 4MHz @ +3.0V (±3%) - 32kHz @ +2.7V (±10%) : Low Power OSC.
- 1 - aixis Hall Sensor
- 8-channel 10-bit ADC
- Supporting ISP / IAP / MDS
- Two 16-bit Timer/Counters
- 16-bit Programmable Watchdog Timer
- 1-Channel I2C Comm. (Master/Slave)
- 1-channel UART Comm.
- 1-channel 8-bit high speed PWM
- 11 Interrupt Sources
- Timer0/1, WDT, ADC, UART, PWM, I2C0 - 4 External Interrupt Source : Both Edge/Level - Two-level interrupt priority
- Reset Sources
- On-chip Power-On-Reset (POR) - External reset - Low Voltage Detector Reset (LVR) - Watchdog Timer Reset
- Power Down Wake-up Sources
- Reset Sources + 4 External interrupt (Both Lvevls) - WDT interrupt
- Power Consumption
- Active Current : Max 2mA @+3.0V, 2MHz - Idle Current : Max 0.5mA @+3.0V, 2MHz - Stop Current : Max 5uA @+3.0V (WDT ON)
- E.S.D. Protection Up to
- 2000V for Normal I/O Pin
- Latch-up Protection Up to ±200mA
- Package
- 20-MLF
|
| |
|