- CPU
- 8-bit turbo 80C52 architecture - 4 cycles/ 1machine cycle - instruction level compatible with Intel 80C52
- 64kB / 32kB / 16kB FLASH (Including 1kB User EEPROM)
- 4KB Internal AUX. RAM
- 256B Internal RAM
- Operating Voltage : +2.2V to +3.6V
- Operating Frequency
- Max. 48MHz @ 3V
- Max. Programmable 25 (32-MLF) I/O Pins
- Push-Pull Control(2 I/O Pins), Open drain, Push-Pull Output - TTL and CMOS compatible logic levels
- Low Voltage Detector (LVD) : +1.6V
- Internal RING OSC with Calibration Function
- 48MHz @ 3.0V (±3%)
- 6-channel High Resolution ADC (32-MLF)
- 6-channel Differential Inputs - 16bit Resolution - Programmable Input Gain Control : 1X, 2X, 4X, 8X, 16X, 32X
- Supporting ISP / IAP / MDS
- Three 16-bit Timer/Counters
- 26-bit Programmable Watchdog Timer
- 2-Channel I2C (Master/Slave)
- 1-channel UART
- Max. 10-channel 8bit high speed PWM
- 12 Interrupt Sources
- Timer0/1/2, WDT, I2C 0/1, UART, ADC - 4 External Interrupt Source : Both Edge/Level - Four/Two-level interrupt priority
- Reset Sources
- On-chip Power-On-Reset (POR) - External reset - Low Voltage Detector Reset (LVR) - Watchdog Timer Reset
- Power Down Wake-up Sources
- Reset Sources + 4 External interrupt (Both Lvevls) - WDT interrupt
- Power Consumption
- Active Current : Max 1mA @3.3V, 2MHz - Idle Current : Max 0.5mA @3.3V, 2MHz - Stop Current : Max 110uA @3.3V
- E.S.D. Protection Up to
- 2000V for Normal I/O Pin
- Latch-up Protection Up to ±200mA
- Package
- 32-MLF (5mm X 5mm)
|
| |
|